Hadamard code has been successfully designed and im p lemented on FPGA device. To our knowledge, this is the first efficient digital im p lementation of a soft-decision Cortex decoder.
INTRODUCTION

Forward Error Correction (FEC) is a powerful technique to
improve performance of digital communication systems.
Nowadays, modem FEC techniques such as turbo codes or
Low-Density Parity-Check (LDPC) codes allow to closely approach the ultimate limit of channel capacity on a variety of channel models, for sufficiently long code length. On the other hand, a long FEC code introduces latency which may not be tolerable for certain applications such as sensor networks. In the short block length regime (a hundred code bits or less), block codes with soft-decision decoding at the receiver side may offer a practical and efficient alternative to modem FEC schemes and traditional convolutional codes also. This requires in tum block codes with good minimum distance properties (to guarantee good error-rate performance), and, more importantly, enough structure to facilitate the design of a low-complexity soft-decision decoder. We recall here that, in contrast to classical hard-decision decoders which operate on binary values, a soft-decision decoder directly process the unquantized (or quantized in more than two levels in practice) samples at the output of the matched filter, thereby avoiding the loss of information. Soft-decision decoding may offer up to 3 dB coding gain over hard-decision decoding, but with more computational complexity.
Cortex codes are a family of rate-1I2 self-dual linear block codes first introduced in [1] . The construction of Cortex codes combines a very short mother code with a sequence of permutations to produce the parity bits. If the mother code is self-dual, the resulting Cortex code inherits from the self-dual property [2] . This implies in particular that the (n-k)xn parity check matrix (in systematic form) of an (n, k) Cortex code can 978-1-4244-8157-61101$26.00 ©20l0 IEEE 663 be written as H= [P, In-k], with In-k the (n-k)x(n-k) identity matrix and where the (n-k)xk sub-matrix P satisfies: Pxp l =In_k.
The Cortex construction opens a broad spectrum of possibilities for the construction of either short or long structured rate-1I2 systematic linear block codes with good minimum distance properties [3] . FPGA prototype of the decoder is described in Section V.
II.
CORTEX CODES CONSTRUCTION
The general encoding structure for Cortex codes is shown in by a rate-112 systematic base mother code such as the (8, 4, 4) extended Hamming code [2] or the (4,2,2) Hadamard code [9] , to produce a sub-sequence of m intermediate parity bits. Then, a permutation is applied to the whole sequence of k parity bits and the encoding process is iterated several times. The final codeword is obtained by concatenating the k message bits with the k final parity bits.
General Cortex encoding scheme
The minimum distance (and thus the decoding performance)
of the Cortex code is influenced by the choice of the mother code, the number of encoding stages, as well as by the choice of the permutation functions. To our knowledge, no systematic design procedure has been yet proposed for the specification of the number of encoding stages and their structure. On the other hand, a method for the generation of the interleavers is described in [9] . This technique guarantees the construction of Cortex codes with the highest minimum distance for a given block length. A simple construction results by using the same mother code and interleaver at all encoder stages. The (4,2,2)
Hadamard code has been chosen as the mother code in our study since it was shown in [9] to yield codes with high minimum distance. Further, the inverse of this code is easily obtained as shown in Fig. 2 . Encoding equations and their reciprocals read: Ol=h, O2=11 Ell 12 and 01= I I Ell {Z, O2=1 I.
respectively.
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SOFT -DECISION DECODING OF CORTEX CODES
The soft-decision decoding algorithm introduced in [7] first applies a series of Neps error patterns in order to try to eliminate the errors located in the least reliable positions inside the k information bits (first k bits in the received word).
Each candidate information sequence is re-encoded to produce a candidate codeword. The same procedure is applied in parallel to the k parity bits, by inverting the encoding equations in order to re-compute the k message bits from the k parity bits. This produces a second list of Nepr candidate code words. The decoder finally selects the candidate codeword at minimum Euclidean distance from the received word. Compared to the algorithms in [5] and [6] , the proposed algorithm is computationally much simpler since it does not require a Gaussian elimination nor a hard-decision decoder.
The error pattern generation strategy is similar to the one in [6] . Hadamard codes is shown in Fig. 4 Fig. 4 , simulation results show that short Cortex codes (n:s48) essentially achieve ML decoding performance at low complexity. On the other hand, a higher number of error patterns is required to maintain performance close to ML soft decision decoding with longer Cortex codes (n>48).
IV.
SOFT DECODER ARCHITECTURE FOR CORTEX CODES
Designing soft decoding architectures for Cortex codes is a challenging issue. In this section, a digital implementation of a decoder based on the proposed soft decoding algorithm for We have chosen to integrate an A WGN channel from a white Gaussian noise generator adapted to hardware implementation.
The Wallace method generates a variable that is normally distributed from a pool of variables that follows a normal distribution as well. High accuracy, speed and low-cost hardware are reached using this method as explained in [10] . VI.
CONCLUSION
Soft-decision decoding of short Cortex codes has been investigated. A soft-decision decoding algorithm has been introduced which exploits the code structure to achieve ML performance using a small number of error patterns. The digital implementation of this algorithm has been described for a specific Cortex code. The simulation results and the hardware complexity of the prototype demonstrate the practicality and the benefits of the proposed decoding algorithm in this context.
